

DECLARATION FOR PATENT APPLICATION (WITH POWER OF ATTORNEY)

As an inventor named below or on any attached continuation page, I hereby declare that:
My residence, post office address and citizenship are as stated next to my name.

I believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled METHODS AND APPARATUS RELATING TO SINGULATING SEMICONDUCTOR WAFERS AND WAFER SCALE ASSEMBLIES, the specification of which (check one):

- ☒ is attached hereto.
☐ was filed on _____ as United States application serial no. _____ and was amended on _____.
☐ was filed on _____ as PCT international application no. _____ and was amended under PCT Article 19 on _____.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose to the U.S. Patent and Trademark Office all information known to me to be material to the patentability of the subject matter claimed in this application, as "materiality" is defined in Title 37, Code of Federal Regulations § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, § 119(a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate or § 365(a) of any PCT international application(s) designating at least one country other than the United States of America listed below and on any attached continuation page and have also identified below and on any attached continuation page any foreign application for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America having a filing date before that of the application(s) on which priority is claimed.

Prior foreign/PCT application(s):

			Priority	Claimed
(number)	(country)	(day/month/year filed)	Yes	No
_____	_____	_____	_____	_____
(number)	(country)	(day/month/year filed)	Yes	No
_____	_____	_____	_____	_____

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) or § 365(c) of PCT international application(s) designating the United States of America listed below and on any attached continuation page and, insofar as the subject matter of each of the claims of this application is not disclosed in any such prior application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose to the U.S. Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations § 1.56 which became available

DECLARATION FOR PATENT APPLICATION
(continuation page)

Invention Title: METHODS AND APPARATUS RELATING TO SINGULATING SEMICONDUCTOR WAFERS
AND WAFER SCALE ASSEMBLIES

between the filing date of such prior application and the national or PCT international filing date of
this application:

_____	_____	_____
(application serial no.)	(filing date)	(status—pending, patented or abandoned)
_____	_____	_____
(application serial no.)	(filing date)	(status—pending, patented or abandoned)

I hereby claim the benefit under Title 35, United States Code, § 119(e) of any United States
provisional application(s) listed below:

_____	_____
(provisional application no.)	(filing date)

I hereby appoint the following Registered Practitioners to prosecute this application and to
transact all business in the Patent and Trademark Office connected therewith:

David V. Trask, Reg. No. 22,012	William S. Britt, Reg. No. 20,969
Laurence B. Bond, Reg. No. 30,549	Joseph A. Walkowski, Reg. No. 28,765
James R. Duzan, Reg. No. 28,393	H. Dickson Burton, Reg. No. 48,396
Allen C. Turner, Reg. No. 33,041	Edgar R. Cataxinos, Reg. No. 39,931
Kent S. Burningham, Reg. No. 30,453	Brick G. Power, Reg. No. 38,581
Kevin K. Johanson, Reg. No. 38,506	Krista Weber Powell, Reg. No. 47,867
Bretton L. Crockett, Reg. No. 44,632	Tawni L. Wilhelm, Reg. No. 47,456
Bradley B. Jensen, Reg. No. 46,801	Andrew F. Nilles, Reg. No. 47,825
Greg T. Warder, Reg. No. 50,208	Katherine A. Hamer, Reg. No. 47,628
Marcus S. Simon, Reg. No. 50,258	Trent N. Butcher, Reg. No. 51,518
G. Scott Dorland, Ph.D., Reg. No. 51,622	Jeffery M. Michelsen, Reg. No. 50,978
Michael L. Lynch, Reg. No. 30,871	Charles B. Brantley II, Reg. No. 38,086

Address all correspondence to: Joseph A. Walkowski, telephone no. (801) 532-1922.

TRASKBRITT, PC
P.O. Box 2550
Salt Lake City, Utah 84110

DECLARATION FOR PATENT APPLICATION
(continuation page)

Invention Title: METHODS AND APPARATUS RELATING TO SINGULATING SEMICONDUCTOR WAFERS
AND WAFER SCALE ASSEMBLIES

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of first joint inventor: Salman Akram

Inventor's signature Salman Akram Date March 1st 2004

Residence: Boise, Idaho

Citizenship: U.S.A.

Post Office Address: 1463 E. Regatta, Boise, Idaho 83706

Document in ProLaw